We perform quantum Hall measurements on three types of commercially available modulationdoped Si/SiGe heterostructures to determine their suitability for depletion gate defined quantum dot devices. By adjusting the growth parameters, we are able to achieve electron gases with charge densities 1-3×10 11 /cm 2 and mobilities in excess of 100,000 cm 2 /Vs. Double quantum dot devices fabricated on these heterostructures show clear evidence of single charge transitions as measured in dc transport and charge sensing and exhibit electron temperatures of 100 mK in the single quantum dot regime.
Possible applications in quantum information processing have motivated current research into silicon-based single electron devices [1] [2] [3] . Due to the relatively small spin-orbit coupling strength and dilute concentration of spin-carrying nuclear isotopes, the coherence times of electron spins in Si quantum dots are expected to be greatly extended relative to GaAs [4, 5] . Progress in developing depletion mode Si/SiGe quantum dot devices has however been limited by the availability of high quality Si/SiGe two-dimensional electron gases (2DEGs) with low charge density and high carrier mobility. Challenges include gate leakage, charge instabilities, switching noise and a high density of threading defects stemming from the growth of the relaxed buffer substrate [6] [7] [8] [9] [10] .
In this letter, we systematically explore the relationship between the heterostructure growth profile and 2DEG quality by varying 2DEG depths and doping levels. We identify several heterostructure growth profiles where the 2DEG has low electron density, n, high electron mobility, µ, and shows no evidence of parallel conduction attributable to charge accumulation near the Si cap layer. Double quantum dots fabricated on the most promising wafers are investigated using dc transport and quantum point contact based charge sensing. When tuned to the single dot regime, we observe clear signatures of single electron charging and low electron temperatures, T e = 100 mK. In the double dot regime, we clearly resolve single dot and interdot transitions in charge sensing, which suggests these materials may be useful platforms for developing spin qubits in Si.
We measure the transport properties of Si/SiGe heterostructures grown using chemical vapor deposition by Lawrence Semiconductor Research Laboratories. Three main heterostructure growth profiles are investigated, based on previous reports in the literature [11] [12] [13] . Layer thicknesses and doping profiles are listed in Table I . Relaxed buffers are grown on Si substrates by varying the Ge content from 0 to 30% over a thickness of 3 µm. A 300 nm thick layer of Si 0.7 Ge 0.3 is grown on the virtual substrate before it is polished. After polishing, the wafers are completed by growing a 225 nm thick Si 0.7 Ge 0.3 layer, followed by a strained-Si quantum well, a Si 0.7 Ge 0.3 bottom spacer, a phosphorus-doped Si 0.7 Ge 0.3 supply layer, a Si 0.7 Ge 0.3 top spacer, and a Si cap. The growth structure is shown in the upper left inset of Fig. 1 . We perform magnetotransport measurements on Hall bars fabricated from the wafers (see upper right inset of Fig. 1 ). Ohmic contacts are made by thermally evaporating a 20/1/30/1/70 nm stack of Au/Sb/Au/Sb/Au and annealing at 390
• C for 10 min. Low frequency ac lock-in techniques are used to simultaneously measure the longitudinal voltage, V xx , and Hall voltage, V xy , as a function of field, B, with a 10 nA current excitation. Charge density is extracted from the low field Hall response (B < 1 T) and the mobility is extracted from measurements of the zero field V xx . All measurements were performed in a top-loading dilution refrigerator equipped with a 14 T superconducting magnet. The base temperature of the cryostat is 35 mK. Figure 1 shows typical Hall data measured on a series 1 sample after illumination with a red light-emitting diode (LED) for 1 min. The wafer has a 10 nm bottom spacer layer and doping level of 6 × 10 17 /cm 3 . Clear integer quantum Hall plateaus are visible for filling factors, ν = 1, 2, 4, 6, 8, 10 and 12 at values of ρ xy = h/(νe 2 ). As is the case in Fig. 1 , we always observe more Hall plateaus for even values of ν than for odd values. This is consistent with previous reports that the valley splitting is smaller than the Zeeman splitting in similar Si/SiGe heterostructures in the quantum Hall regime [14] . The data in Fig. 1 also reveal vanishing minima in ρ xx at fields corresponding to the ν = 1, 2, and 4 plateaus. The vanishing quantum Hall minima in ρ xx , coupled with the high mobilities observed, confirm that the 2DEG is the only 10, and 12 at values of q xy ¼ h/(me 2 ). As is the case in Fig. 1 , we always observe more Hall plateaus for even values of m than for odd values. This is consistent with previous reports that the valley splitting is smaller than the Zeeman splitting in similar Si/SiGe heterostructures in the quantum Hall regime. 14 The data in Fig. 1 also reveal vanishing minima in q xx at fields corresponding to the m ¼ 1, 2, and 4 plateaus. The vanishing quantum Hall minima in q xx , coupled with the high mobilities observed, confirm that the 2DEG is the only conduction channel, which is an important prerequisite for operating quantum dot devices. Overshoots in q xy on the low field side of the resolvable quantum Hall plateaus for m > 2 have been attributed to the co-existence of incompressible strips with different filling factors. 14 Hall data were recorded from 16 wafers after illumination with a LED, resulting in the scatter plot of mobility as a function of density shown in Fig. 2(a) . Hall bars fabricated on the same chip showed variations in carrier density of less than 5% and carrier mobility of less than 10%, provided there was no evidence of parallel conduction. The data in Fig. 2(a) indicate that the specific heterostructure growth profile can have a large impact on 2DEG quality. Series 3 wafers support low density 2DEGs with n $ 2 Â 10 For each measured sample, we attempted to perform Hall measurements prior to illumination, but the Ohmic contact resistance for low density samples was on the order of 1 MX, independent of wafer series. Illumination typically reduced the contact resistances to a few kX allowing us to make reliable Hall measurements. Furthermore, for samples with low Ohmic contact resistance prior to illumination, Hall measurements revealed non-vanishing quantum Hall minima in q xx for all but the highest density samples. As a specific example, it is evident in the data in Fig. 2 (b) that near the m ¼ 1 plateau q xx is finite prior to illumination and vanishes after illumination. However, illumination does not guarantee vanishing quantum Hall minima in q xx . For each series, samples with the lowest densities did not exhibit zeros in the longitudinal resistance after illumination [see Fig. 2 
(c)].
Optimal quantum dot device performance will most likely be achieved by illuminating the samples prior to measurements and by selecting material with a moderate density, rather than the lowest measurable density within a series.
Based on the quantum Hall characterization, we fabricated quantum dot devices on a series 1 wafer with a 5 nm spacer thickness and a doping level of 8 Â 10 Fig. 3(a) , we extract an electron temperature T e ¼ 100 mK. 15 We consistently observe electron temperatures in the range of 100-150 mK, which suggests that previous reports of high electron temperatures in Si quantum dots may be due to sample quality or electrical filtering. conduction channel, which is an important prerequisite for operating quantum dot devices. Overshoots in ρ xy on the low field side of the resolvable quantum Hall plateaus for ν > 2 have been attributed to the co-existence of incompressible strips with different filling factors [14] .
Hall data were recorded from 16 wafers after illumination with a LED, resulting in the scatter plot of mobility as a function of density shown in Fig. 2(a) . Hall bars fabricated on the same chip showed variations in carrier density of less than 5% and carrier mobility of less than 10%, provided that there was no evidence of parallel conduction. The data in Fig. 2(a) indicate that the specific heterostructure growth profile can have a large impact on 2DEG quality. Series 3 wafers support low density 2DEGs with n ∼ 2 ×10 11 /cm 2 , but the mobility is comparably poor, µ < 40,000 cm 2 /Vs. While series 2 wafers support low density 2DEGs with n = 1-3 × 10 11 /cm 2 , the mobilities are moderate, µ ∼ 70,000 cm 2 /Vs. Series 1 wafers with a 5 nm thick bottom spacer have comparably high mobilities (typically above 60,000 cm 2 /Vs and reach a maximum of ∼ 90,000 cm 2 /Vs). However densities below 3 × 10 11 /cm 2 were not attainable. Increasing the bottom spacer thickness of the series 1 wafers to 10 nm results in µ ∼ 100,000 cm 2 /Vs with charge densities in the range of 1-3 × 10 11 /cm 2 , indicating that this series is the most promising for the fabrication of quantum dot devices.
For each measured sample, we attempted to perform Hall measurements prior to illumination, but the Ohmic contact resistance for low density samples was on the order of 1 MΩ, independent of wafer series. Illumination typically reduced the contact resistances to a few kΩ allowing us to make reliable Hall measurements. Furthermore, for samples with low Ohmic contact resistance prior to illumination, Hall measurements revealed nonvanishing quantum Hall minima in ρ xx for all but the highest density samples. As a specific example, it is evi-10, and 12 at values of q xy ¼ h/(me 2 ). As is the case in Fig. 1 , we always observe more Hall plateaus for even values of m than for odd values. This is consistent with previous reports that the valley splitting is smaller than the Zeeman splitting in similar Si/SiGe heterostructures in the quantum Hall regime. 14 The data in Fig. 1 also reveal vanishing minima in q xx at fields corresponding to the m ¼ 1, 2, and 4 plateaus. The vanishing quantum Hall minima in q xx , coupled with the high mobilities observed, confirm that the 2DEG is the only conduction channel, which is an important prerequisite for operating quantum dot devices. Overshoots in q xy on the low field side of the resolvable quantum Hall plateaus for m > 2 have been attributed to the co-existence of incompressible strips with different filling factors. 14 Hall data were recorded from 16 wafers after illumination with a LED, resulting in the scatter plot of mobility as a function of density shown in Fig. 2(a) . Hall bars fabricated on the same chip showed variations in carrier density of less than 5% and carrier mobility of less than 10%, provided there was no evidence of parallel conduction. The data in Fig. 2(a) indicate that the specific heterostructure growth profile can have a large impact on 2DEG quality. Series 3 wafers support low density 2DEGs with n $ 2 Â 10 For each measured sample, we attempted to perform Hall measurements prior to illumination, but the Ohmic contact resistance for low density samples was on the order of 1 MX, independent of wafer series. Illumination typically reduced the contact resistances to a few kX allowing us to make reliable Hall measurements. Furthermore, for samples with low Ohmic contact resistance prior to illumination, Hall measurements revealed non-vanishing quantum Hall minima in q xx for all but the highest density samples. As a specific example, it is evident in the data in Fig. 2(b) that near the m ¼ 1 plateau q xx is finite prior to illumination and vanishes after illumination. However, illumination does not guarantee vanishing quantum Hall minima in q xx . For each series, samples with the lowest densities did not exhibit zeros in the longitudinal resistance after illumination [see Fig. 2(c) ]. Optimal quantum dot device performance will most likely be achieved by illuminating the samples prior to measurements and by selecting material with a moderate density, rather than the lowest measurable density within a series.
Based on the quantum Hall characterization, we fabricated quantum dot devices on a series 1 wafer with a 5 nm spacer thickness and a doping level of 8 Â 10 17 /cm 3 , which yields n ¼ 3.4 Â 10 11 /cm 2 and l ¼ 78 000 cm 2 /Vs. Lowleakage Pd top gates are used to define the double quantum dot [see inset of Fig. 3(b) ]. Figure 3(a) shows the conductance, g, through the device measured as a function of gate voltage, V g , and bias voltage, V SD , yielding clear Coulomb diamonds in the single dot regime. The absence of abrupt switching during this 14 h scan demonstrates the excellent stability of the device in this regime. By fitting to the Coulomb blockade peak shown in the inset of Fig. 3(a) , we extract an electron temperature T e ¼ 100 mK. 15 We consistently observe electron temperatures in the range of 100-150 mK, which suggests that previous reports of high electron temperatures in Si quantum dots may be due to sample quality or electrical filtering. dent in the data in Fig. 2(b) that near the ν = 1 plateau ρ xx is finite prior to illumination and vanishes after illumination. However, illumination does not guarantee vanishing quantum Hall minima in ρ xx . For each series, samples with the lowest densities did not exhibit zeros in the longitudinal resistance after illumination [see Fig. 2(c) ]. Optimal quantum dot device performance will most likely be achieved by illuminating the samples prior to measurements and by selecting material with a moderate density, rather than the lowest measurable density within a series. Based on the quantum Hall characterization, we fabricated quantum dot devices on a series 1 wafer with a 5 nm spacer thickness and a doping level of 8 × 10 17 /cm 3 , which yields n = 3.4 × 10 11 /cm 2 and µ = 78,000 cm 2 /Vs. Low-leakage Pd top gates are used to define the double quantum dot [see inset of Fig. 3(b) ]. Figure 3(a) shows the conductance, g, through the device measured as a function of gate voltage, V g , and bias voltage, V SD , yielding clear Coulomb diamonds in the single dot regime. The absence of abrupt switching during this 14 hour scan demonstrates the excellent stability of the device in this regime. By fitting to the Coulomb blockade peak shown in the inset of Fig. 3(a) , we extract an electron temperature T e = 100 mK [15] . We consistently observe electron temperatures in the range of 100-150 mK, which suggests that previous reports of high electron temperatures in Si quantum dots may be due to sample quality or electrical filtering [16] .
We are able to form a double quantum dot by energizing all of the depletion gates on the device. The device is probed using a proximal quantum point contact
We are able to form a double quantum dot by energizing all of the depletion gates on the device. The device is probed using a proximal quantum point contact as a charge sensor. The derivative of the charge sensor conductance, dg s /dV L , is plotted in Fig. 3(b) as a function of the gate voltages V L and V R . We observe clear charging lines that correspond to interdot charge transitions, where the total electron number is fixed, and transitions with the leads, where an electron is either added or removed from the double quantum dot. In contrast to the cleanest GaAs double dot devices, 4 the stability diagram shows transitions with three distinct negative slopes, indicative of accidental triple quantum dot formation. 17 Attempts to completely empty the double dot of electrons were unsuccessful due to the onset of switching noise at large negative biases. Further modification of the depletion gate design may allow us to reach the few electron regime at more moderate values of the depletion gate voltage.
In summary, we have studied three heterostructure growth profiles in an effort to identify low density, high mobility samples, ideal for fabricating quantum dot devices. We fabricated a double quantum dot device that shows stable Coulomb diamonds in the single quantum dot regime. When tuned to the double dot regime, the device exhibits clear single electron transitions in charge sensing. Improvements in the depletion gate geometry may allow us to reproducibly enter the few-electron regime in charge sensing and transport, as required for quantum manipulation of singlet-triplet spin qubits. as a charge sensor. The derivative of the charge sensor conductance, dg s /dV L , is plotted in Fig. 3(b) as a function of the gate voltages V L and V R . We observe clear charging lines that correspond to interdot charge transitions, where the total electron number is fixed, and transitions with the leads, where an electron is either added or removed from the double quantum dot. In contrast to the cleanest GaAs double dot devices [4] , the stability diagram shows transitions with three distinct negative slopes, indicative of accidental triple quantum dot formation [17] . Attempts to completely empty the double dot of electrons were unsuccessful due to the onset of switching noise at large negative biases. Further modification of the depletion gate design may allow us to reach the few electron regime at more moderate values of the depletion gate voltage.
In summary, we have studied three heterostructure growth profiles in an effort to identify low density, high mobility samples, ideal for fabricating quantum dot devices. We fabricated a double quantum dot device that shows stable Coulomb diamonds in the single quantum dot regime. When tuned to the double dot regime the device exhibits clear single electron transitions in charge sensing. Improvements in the depletion gate geometry may allow us to reproducibly enter the few-electron regime in charge sensing and transport, as required for quantum manipulation of singlet-triplet spin qubits [4] .
